

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

R. HORI, et al.

Serial No.:

07/869,851

Filing Date:

April 16, 1/992

For:

SEMICONDUCTOR INTEGRATED CIRCUIT WITH VOLTAGE LIMITER HAVING DIFFERENT OUTPUT RANGES FOR NORMAL

OPERATION AND PERFORMING OF AGING TESTS

Art Unit:

2306

Examiner:

S. Baker

LETTER SUBMITTING FORMAL DRAWINGS

Honorable Commissioner of Patents and Trademarks Washington, D.C. 20231 August 31, 1995

sir:

In response to the attachment to the Notice of Allowance, submitted herewith are Fourteen (14) sheets of formal drawings illustrating Figs. 1-12. 13A-13C, 14A-14C, 29A-29B and 30-36 in connection with the above-identified application.

Respectfully submitted,

Carl I. Brundidge

Registration No. 29,621

ANTONELLI, TERRY, STOUT & KRAUS

CIB/hpg (703) 312-6600